|
|
dc1d2690d9
|
update gs rom 1.05a -> 1.05b
|
2024-10-02 19:44:51 +03:00 |
|
|
|
f3e6ae038a
|
update errata for pcb rev.A and rev.A1
|
2023-09-18 14:06:23 +03:00 |
|
|
|
3b9dc68921
|
update cpld.pof
|
2022-12-18 15:37:26 +03:00 |
|
|
|
01c9589d64
|
fix gs glitches with contended timings
|
2022-12-18 12:53:09 +03:00 |
|
|
|
7b2b4350bf
|
refactor gs register names
|
2022-12-17 19:14:00 +03:00 |
|
|
|
1df71c3c52
|
refactor clocks
|
2022-12-17 18:02:57 +03:00 |
|
|
|
116c0f87d7
|
update cpld.pof
|
2022-11-15 20:44:01 +03:00 |
|
|
|
1950bda9c4
|
cpld: improve dac output quality
|
2022-11-14 22:09:59 +03:00 |
|
|
|
5c0ca93852
|
cpld: fix bit 0 of GS status port
|
2022-11-13 21:51:26 +03:00 |
|
|
|
2b496198bb
|
cpld: make additional 32Kb of RAM available for GS
|
2022-11-11 22:01:40 +03:00 |
|
|
|
718128c7e6
|
makefile: fix "report" target
|
2022-11-05 13:06:12 +03:00 |
|
|
|
1b2862bf26
|
update gitattributes
|
2022-11-05 13:05:31 +03:00 |
|
|
|
a796107faf
|
update cpld.pof
|
2022-06-19 12:15:46 +03:00 |
|
|
|
a01d8222c3
|
fix tsfm port decoding
|
2022-01-28 20:20:12 +03:00 |
|
|
|
b0798eb952
|
cpld: don't assert iorqge for general sound ports
For unknown reason it causes issues with 14MHz cpuclk. Further
investigation required.
|
2021-10-01 20:35:10 +03:00 |
|
|
|
12bca8c32b
|
update cpld.pof
|
2021-09-04 16:52:19 +03:00 |
|
|
|
3c957d12be
|
update gerbers for rev.A1
|
2021-07-09 12:47:15 +03:00 |
|
|
|
5ae1fab818
|
cpld: add ports #e?ff for configuration
|
2021-07-05 22:06:24 +03:00 |
|
|
|
3acc38a273
|
cpld: optimize gs dacs
|
2021-07-05 22:04:24 +03:00 |
|
|
|
ec75088047
|
add simple testbench
|
2021-07-02 21:11:02 +03:00 |
|
|
|
ac854466b1
|
update readme
|
2021-06-23 20:53:46 +03:00 |
|
|
|
d4ee1494e0
|
add cpld pof file
|
2021-06-23 20:53:45 +03:00 |
|
|
|
abb37f86ce
|
add gerbers and etc. for pcb rev.A1
|
2021-06-23 20:53:45 +03:00 |
|
|
|
458dfaa204
|
add pcb rev.A1
|
2021-06-23 20:43:04 +03:00 |
|
|
|
b1495ede09
|
cpld: optimize a bit
|
2021-06-23 20:02:35 +03:00 |
|
|
|
a764486c8c
|
fix read from bffd port
|
2021-06-23 20:02:17 +03:00 |
|
|
|
123161c964
|
swap configuration pins
|
2021-06-23 20:00:10 +03:00 |
|
|
|
2569a40172
|
cpld: optimize a bit
|
2021-06-22 21:04:19 +03:00 |
|
|
|
959e30724f
|
top.v: fix indentation
|
2021-06-21 13:27:28 +03:00 |
|
|
|
97659f9bb0
|
add rom
|
2021-05-26 13:20:02 +03:00 |
|
|
|
f2bd6f0a34
|
add readme
|
2021-05-25 20:09:49 +03:00 |
|
|
|
1211504d1c
|
add cpld firmware
|
2021-05-25 19:45:59 +03:00 |
|
|
|
3786ca572c
|
add pcb rev.A
|
2021-05-25 19:45:34 +03:00 |
|
|
|
e0af7f18a8
|
add license
|
2021-05-25 19:31:50 +03:00 |
|
|
|
546c48d62f
|
init
|
2021-05-25 19:31:47 +03:00 |
|
