mirror of
https://github.com/UzixLS/zx-sizif-512-ext.git
synced 2025-07-18 23:01:26 +03:00
b0798eb95234facb55bddf06bcbf52d5629471d6

For unknown reason it causes issues with 14MHz cpuclk. Further investigation required.
Description
Languages
Verilog
84.9%
Makefile
12.8%
Tcl
2.3%