|
7b2b4350bf
|
refactor gs register names
|
2022-12-17 19:14:00 +03:00 |
|
|
1df71c3c52
|
refactor clocks
|
2022-12-17 18:02:57 +03:00 |
|
|
1950bda9c4
|
cpld: improve dac output quality
|
2022-11-14 22:09:59 +03:00 |
|
|
5c0ca93852
|
cpld: fix bit 0 of GS status port
|
2022-11-13 21:51:26 +03:00 |
|
|
2b496198bb
|
cpld: make additional 32Kb of RAM available for GS
|
2022-11-11 22:01:40 +03:00 |
|
|
a01d8222c3
|
fix tsfm port decoding
|
2022-01-28 20:20:12 +03:00 |
|
|
b0798eb952
|
cpld: don't assert iorqge for general sound ports
For unknown reason it causes issues with 14MHz cpuclk. Further
investigation required.
|
2021-10-01 20:35:10 +03:00 |
|
|
5ae1fab818
|
cpld: add ports #e?ff for configuration
|
2021-07-05 22:06:24 +03:00 |
|
|
3acc38a273
|
cpld: optimize gs dacs
|
2021-07-05 22:04:24 +03:00 |
|
|
ec75088047
|
add simple testbench
|
2021-07-02 21:11:02 +03:00 |
|
|
b1495ede09
|
cpld: optimize a bit
|
2021-06-23 20:02:35 +03:00 |
|
|
a764486c8c
|
fix read from bffd port
|
2021-06-23 20:02:17 +03:00 |
|
|
2569a40172
|
cpld: optimize a bit
|
2021-06-22 21:04:19 +03:00 |
|
|
959e30724f
|
top.v: fix indentation
|
2021-06-21 13:27:28 +03:00 |
|
|
1211504d1c
|
add cpld firmware
|
2021-05-25 19:45:59 +03:00 |
|