|
|
cdcc768584
|
add quartus 2mb project revision (forgot to add within d11ef18c)
|
2024-10-02 19:39:59 +03:00 |
|
|
|
d11ef18cab
|
add 2mb pof file variant
|
2024-04-03 21:22:18 +03:00 |
|
|
|
1ee608e378
|
swap YM chips (fixes stellar.scl)
|
2024-01-25 20:16:32 +03:00 |
|
|
|
35bb9686b7
|
exclude port #FF from iorqge signal
|
2023-12-24 23:25:14 +03:00 |
|
|
|
548d6ef245
|
exclude ports #0F, #1F, #4F, #5F from iorqge signal
|
2023-12-24 23:24:50 +03:00 |
|
|
|
63a2324711
|
gs refactor
|
2023-08-19 23:06:15 +03:00 |
|
|
|
a696ecdf28
|
fix compatibility with NemoIDE
|
2023-03-26 22:10:33 +03:00 |
|
|
|
884f8308b0
|
cpld: add build option to support 2mb gs ram
|
2023-02-03 20:49:41 +03:00 |
|
|
|
4fe3fd7606
|
fix gs glitches with contended timings
|
2022-12-18 15:37:11 +03:00 |
|
|
|
bd57e87d4f
|
refactor gs register names
|
2022-12-18 14:21:01 +03:00 |
|
|
|
8733d015a4
|
general sound - 16mhz clock
|
2022-11-25 19:23:57 +03:00 |
|
|
|
66ca58d37a
|
add pcb rev.A1
|
2022-11-18 21:38:48 +03:00 |
|
|
|
d1af9dadbf
|
add testbench
|
2022-11-18 20:01:26 +03:00 |
|
|
|
fc319bd685
|
update cpld firmware - finally working version
|
2022-11-15 20:44:01 +03:00 |
|
|
|
9d544911c1
|
add cpld sources
|
2022-06-11 08:40:23 +03:00 |
|
