uzix/TSConf_MiST
1
0
Fork 0
mirror of https://github.com/UzixLS/TSConf_MiST.git synced 2025-07-18 14:51:25 +03:00
Code Issues Packages Projects Releases Wiki Activity
1 Commit 1 Branch 0 Tags
a1d17ed38add8056339b0910eb6193ecad0970c1
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
sorgelig a1d17ed38a Initial commit.
2018-08-16 05:21:32 +08:00
releases
Initial commit.
2018-08-16 05:21:32 +08:00
src
Initial commit.
2018-08-16 05:21:32 +08:00
sys
Initial commit.
2018-08-16 05:21:32 +08:00
.gitignore
Initial commit.
2018-08-16 05:21:32 +08:00
clean.bat
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf-lite.qsf
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf-lite.srf
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf.qpf
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf.qsf
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf.srf
Initial commit.
2018-08-16 05:21:32 +08:00
TSConf.sv
Initial commit.
2018-08-16 05:21:32 +08:00
Description
TSConf for MiST FPGA (forked from https://github.com/MiSTer-devel/TSConf_MiSTer.git)
fpgaretrocomputing
26 MiB
Languages
Verilog 66.4%
VHDL 28.9%
SystemVerilog 4%
Tcl 0.6%
Batchfile 0.1%