uzix/TSConf_MiST
1
0
Fork 0
mirror of https://github.com/UzixLS/TSConf_MiST.git synced 2025-07-18 23:01:37 +03:00
Code Issues Packages Projects Releases Wiki Activity

Add General Sound (384KB).

Browse Source
This commit is contained in:
sorgelig
2018-08-17 14:21:41 +08:00
parent 928d9b15cd
commit 174e824d7e
13 changed files with 29590 additions and 181 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
sys/pll/pll_0002.v
View File

@ -19,6 +19,9 @@ module pll_0002(
// interface 'outclk3'
output wire outclk_3,
// interface 'outclk4'
output wire outclk_4,
// interface 'locked'
output wire locked
);
@ -27,7 +30,7 @@ module pll_0002(
.fractional_vco_multiplier("true"),
.reference_clock_frequency("50.0 MHz"),
.operation_mode("direct"),
.number_of_clocks(4),
.number_of_clocks(5),
.output_clock_frequency0("84.000000 MHz"),
.phase_shift0("0 ps"),
.duty_cycle0(50),
@ -40,7 +43,7 @@ module pll_0002(
.output_clock_frequency3("28.000000 MHz"),
.phase_shift3("0 ps"),
.duty_cycle3(50),
.output_clock_frequency4("0 MHz"),
.output_clock_frequency4("21.000000 MHz"),
.phase_shift4("0 ps"),
.duty_cycle4(50),
.output_clock_frequency5("0 MHz"),
@ -86,7 +89,7 @@ module pll_0002(
.pll_subtype("General")
) altera_pll_i (
.rst (rst),
.outclk ({outclk_3, outclk_2, outclk_1, outclk_0}),
.outclk ({outclk_4, outclk_3, outclk_2, outclk_1, outclk_0}),
.locked (locked),
.fboutclk ( ),
.fbclk (1'b0),