uzix/zx-tsid
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-tsid.git synced 2025-07-19 07:11:16 +03:00
Code Issues Projects Releases Wiki Activity

add delivered files (gerbers, firmware binary, etc) for rev.A

Browse Source
This commit is contained in:
UzixLS
2020-06-20 13:11:01 +03:00
parent 9af3c559fe
commit a19d1d5a44
14 changed files with 10300 additions and 6871 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
.gitattributes vendored Normal file
View File

@ -0,0 +1 @@
out/* linguist-vendored

BIN
out/assembly.rev.A.pdf vendored Normal file
View File

Binary file not shown.

BIN
out/bom.rev.A.pdf vendored Normal file
View File

Binary file not shown.

3428
out/bom_interactive.rev.A.html vendored Normal file
View File

File diff suppressed because one or more lines are too long

BIN
out/gerbers.rev.A.zip vendored Normal file
View File

Binary file not shown.

0
out/pcb3d-bottom.png → out/pcb3d-bottom.rev.A.png vendored
View File

Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 628 KiB

After

Width:  |  Height:  |  Size: 628 KiB

0
out/pcb3d-top.png → out/pcb3d-top.rev.A.png vendored
View File

Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 846 KiB

After

Width:  |  Height:  |  Size: 846 KiB

BIN
out/schematic.rev.A.pdf vendored Normal file
View File

Binary file not shown.

BIN
out/zx-tsid.pof vendored Normal file
View File

Binary file not shown.

0
pcb/zx-tsid-cache.lib → pcb/rev.A/zx-tsid-cache.lib
View File

6867
pcb/rev.A/zx-tsid.kicad_pcb Normal file
View File

File diff suppressed because it is too large Load Diff

4
pcb/zx-tsid.pro → pcb/rev.A/zx-tsid.pro
View File

@ -1,4 +1,4 @@
update=16/05/2020 10:51:25 update=19/06/2020 16:20:21
version=1 version=1
last_client=kicad last_client=kicad
[general] [general]
@ -240,7 +240,7 @@ dPairViaGap=0.25
[schematic_editor] [schematic_editor]
version=1 version=1
PageLayoutDescrFile=E:/ws/kicad-lib/mykicadws.kicad_wks PageLayoutDescrFile=E:/ws/kicad-lib/mykicadws.kicad_wks
PlotDirectoryName= PlotDirectoryName=out/
SubpartIdSeparator=0 SubpartIdSeparator=0
SubpartFirstId=65 SubpartFirstId=65
NetFmtName= NetFmtName=

4
pcb/zx-tsid.sch → pcb/rev.A/zx-tsid.sch
View File

@ -1123,7 +1123,7 @@ $Comp
L Device:C C17 L Device:C C17
U 1 1 5ECB2CAD U 1 1 5ECB2CAD
P 2900 6750 P 2900 6750
F 0 "C17" V 3050 6725 39 0000 L CNN F 0 "C17" V 3050 6700 39 0000 L CNN
F 1 "22n" V 2750 6675 39 0000 L CNN F 1 "22n" V 2750 6675 39 0000 L CNN
F 2 "Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm" H 2938 6600 50 0001 C CNN F 2 "Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm" H 2938 6600 50 0001 C CNN
F 3 "~" H 2900 6750 50 0001 C CNN F 3 "~" H 2900 6750 50 0001 C CNN
@ -1145,7 +1145,7 @@ $Comp
L Device:C C19 L Device:C C19
U 1 1 5F289A8B U 1 1 5F289A8B
P 3525 7300 P 3525 7300
F 0 "C19" V 3675 7275 39 0000 L CNN F 0 "C19" V 3675 7250 39 0000 L CNN
F 1 "22n" V 3375 7225 39 0000 L CNN F 1 "22n" V 3375 7225 39 0000 L CNN
F 2 "Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm" H 3563 7150 50 0001 C CNN F 2 "Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm" H 3563 7150 50 0001 C CNN
F 3 "~" H 3525 7300 50 0001 C CNN F 3 "~" H 3525 7300 50 0001 C CNN

6867
pcb/zx-tsid.kicad_pcb
View File

File diff suppressed because it is too large Load Diff