mirror of
https://github.com/UzixLS/zx-sizif-xxs.git
synced 2025-07-18 23:01:40 +03:00
e33bd97a7e
New one is borrowed from Speccy 2010 project. It's have a much, much better output quality in price of increased FPGA resources usage.
11 lines
408 B
XML
Executable File
11 lines
408 B
XML
Executable File
<?xml version="1.0" encoding="UTF-8" ?>
|
|
<!DOCTYPE pinplan>
|
|
<pinplan intended_family="Cyclone" variation_name="pll" megafunction_name="ALTPLL" specifies="all_ports">
|
|
<global>
|
|
<pin name="inclk0" direction="input" scope="external" source="clock" />
|
|
<pin name="c0" direction="output" scope="external" source="clock" />
|
|
<pin name="locked" direction="output" scope="external" />
|
|
|
|
</global>
|
|
</pinplan>
|