uzix/zx-sizif-xxs
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-sizif-xxs.git synced 2025-07-19 07:11:28 +03:00
Code Issues Projects Releases Wiki Activity
Files
671a748207c4cb56a39b9f1f96dede134e7710cc
zx-sizif-xxs/fpga/tb/az80
History
UzixLS 11088108f7 add testbench
2021-05-06 13:08:06 +03:00
..
address_latch.v
add testbench
2021-05-06 13:08:06 +03:00
address_mux.v
add testbench
2021-05-06 13:08:06 +03:00
address_pins.v
add testbench
2021-05-06 13:08:06 +03:00
alu_bit_select.v
add testbench
2021-05-06 13:08:06 +03:00
alu_control.v
add testbench
2021-05-06 13:08:06 +03:00
alu_core.v
add testbench
2021-05-06 13:08:06 +03:00
alu_flags.v
add testbench
2021-05-06 13:08:06 +03:00
alu_mux_2.v
add testbench
2021-05-06 13:08:06 +03:00
alu_mux_2z.v
add testbench
2021-05-06 13:08:06 +03:00
alu_mux_3z.v
add testbench
2021-05-06 13:08:06 +03:00
alu_mux_4.v
add testbench
2021-05-06 13:08:06 +03:00
alu_mux_8.v
add testbench
2021-05-06 13:08:06 +03:00
alu_prep_daa.v
add testbench
2021-05-06 13:08:06 +03:00
alu_select.v
add testbench
2021-05-06 13:08:06 +03:00
alu_shifter_core.v
add testbench
2021-05-06 13:08:06 +03:00
alu_slice.v
add testbench
2021-05-06 13:08:06 +03:00
alu.v
add testbench
2021-05-06 13:08:06 +03:00
bus_control.v
add testbench
2021-05-06 13:08:06 +03:00
bus_switch.v
add testbench
2021-05-06 13:08:06 +03:00
clk_delay.v
add testbench
2021-05-06 13:08:06 +03:00
control_pins_n.v
add testbench
2021-05-06 13:08:06 +03:00
core.vh
add testbench
2021-05-06 13:08:06 +03:00
coremodules.vh
add testbench
2021-05-06 13:08:06 +03:00
data_pins.v
add testbench
2021-05-06 13:08:06 +03:00
data_switch_mask.v
add testbench
2021-05-06 13:08:06 +03:00
data_switch.v
add testbench
2021-05-06 13:08:06 +03:00
decode_state.v
add testbench
2021-05-06 13:08:06 +03:00
exec_matrix_compiled.vh
add testbench
2021-05-06 13:08:06 +03:00
exec_matrix.vh
add testbench
2021-05-06 13:08:06 +03:00
exec_module.vh
add testbench
2021-05-06 13:08:06 +03:00
exec_zero.vh
add testbench
2021-05-06 13:08:06 +03:00
execute.v
add testbench
2021-05-06 13:08:06 +03:00
globals.vh
add testbench
2021-05-06 13:08:06 +03:00
inc_dec_2bit.v
add testbench
2021-05-06 13:08:06 +03:00
inc_dec.v
add testbench
2021-05-06 13:08:06 +03:00
interrupts.v
add testbench
2021-05-06 13:08:06 +03:00
ir.v
add testbench
2021-05-06 13:08:06 +03:00
memory_ifc.v
add testbench
2021-05-06 13:08:06 +03:00
pin_control.v
add testbench
2021-05-06 13:08:06 +03:00
pla_decode.v
add testbench
2021-05-06 13:08:06 +03:00
reg_control.v
add testbench
2021-05-06 13:08:06 +03:00
reg_file.v
add testbench
2021-05-06 13:08:06 +03:00
reg_latch.v
add testbench
2021-05-06 13:08:06 +03:00
resets.v
add testbench
2021-05-06 13:08:06 +03:00
sequencer.v
add testbench
2021-05-06 13:08:06 +03:00
temp_wires.vh
add testbench
2021-05-06 13:08:06 +03:00
z80_top_direct_n.v
add testbench
2021-05-06 13:08:06 +03:00