uzix/zx-sizif-xxs
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-sizif-xxs.git synced 2025-07-18 23:01:40 +03:00
Code Issues Projects Releases Wiki Activity

add 48K rom

Browse Source
This commit is contained in:
UzixLS
2022-02-01 21:46:43 +03:00
parent 54fd908457
commit 72a13f6dfc
4 changed files with 22 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
fpga/rtl/memcontrol.sv
View File

@ -78,23 +78,24 @@ always @(posedge clk28) begin
{2'b11, bus.a[14], bus.a[15], bus.a[14], bus.a[13]} ; {2'b11, bus.a[14], bus.a[15], bus.a[14], bus.a[13]} ;
end end
reg [16:14] rom_a; reg [16:13] rom_a;
always @(posedge clk28) begin always @(posedge clk28) begin
rom_a <= rom_a <=
magic_map? 3'd2 : magic_map? {3'd2, 1'b0} :
div_map? 3'd3 : div_map? {3'd2, 1'b1} :
(machine == MACHINE_S3 && port_1ffd[2] == 1'b0 && rompage128 == 1'b0)? 3'd4 : (machine == MACHINE_S3 && port_1ffd[2] == 1'b0 && rompage128 == 1'b0)? {3'd4, bus.a[13]} :
(machine == MACHINE_S3 && port_1ffd[2] == 1'b0 && rompage128 == 1'b1)? 3'd5 : (machine == MACHINE_S3 && port_1ffd[2] == 1'b0 && rompage128 == 1'b1)? {3'd5, bus.a[13]} :
(machine == MACHINE_S3 && port_1ffd[2] == 1'b1 && rompage128 == 1'b0)? 3'd6 : (machine == MACHINE_S3 && port_1ffd[2] == 1'b1 && rompage128 == 1'b0)? {3'd6, bus.a[13]} :
(rompage128 == 1'b1)? 3'd1 : (machine == MACHINE_S48)? {3'd3, bus.a[13]} :
3'd0; (rompage128 == 1'b1)? {3'd1, bus.a[13]} :
{3'd0, bus.a[13]};
end end
assign va[18:0] = assign va[18:0] =
rom2ram_ram_wren? {2'b00, rom2ram_ram_address} : rom2ram_ram_wren? {2'b00, rom2ram_ram_address} :
screen_fetch && snow? {3'b111, screenpage, screen_addr[14:8], {8{1'bz}}} : screen_fetch && snow? {3'b111, screenpage, screen_addr[14:8], {8{1'bz}}} :
screen_fetch? {3'b111, screenpage, screen_addr} : screen_fetch? {3'b111, screenpage, screen_addr} :
romreq? {2'b00, rom_a[16:14], bus.a[13], {13{1'bz}}} : romreq? {2'b00, rom_a[16:13], {13{1'bz}}} :
{ram_a[18:13], {13{1'bz}}}; {ram_a[18:13], {13{1'bz}}};
assign vd[7:0] = assign vd[7:0] =

BIN
rom/48.rom Normal file
View File

Binary file not shown.

16
rom/Makefile
View File

@ -1,12 +1,12 @@
# Each bank = 16Kb # Each bank = 16Kb
bank00=128-0.rom # 0x00000 bank00=128-0.rom # 0x00000
bank01=128-1.rom # 0x04000 bank01=128-1.rom # 0x04000
bank02=../rom_src/main.bin # 0x08000 bank02=../rom_src/main.bin ESXMMC.BIN # 0x08000
bank03=ESXMMC.BIN ESXMMC.BIN # 0x0C000 bank03=48.rom # 0x0C000
bank04=zcen3e0.rom # 0x10000 bank04=zcen3e0.rom # 0x10000
bank05=zcen3e1.rom # 0x14000 bank05=zcen3e1.rom # 0x14000
bank06=zcen3e2.rom # 0x18000 bank06=zcen3e2.rom # 0x18000
bank07=zero8k.bin zero8k.bin # 0x1C000 bank07=zero8k.bin zero8k.bin # 0x1C000
sizif.rom: ${bank00} ${bank01} ${bank02} ${bank03} ${bank04} ${bank05} ${bank06} ${bank07} sizif.rom: ${bank00} ${bank01} ${bank02} ${bank03} ${bank04} ${bank05} ${bank06} ${bank07}

8
rom_src/main.asm
View File

@ -497,12 +497,12 @@ wait_for_keys_release:
include font.asm include font.asm
include strings.asm include strings.asm
DISPLAY "Free space: ",/D,#3FE8-$ DISPLAY "Free space: ",/D,#1FE8-$
ASSERT $ < #3FE8 ASSERT $ < #1FE8
; Just some string at the end of ROM ; Just some string at the end of ROM
ORG #3FE8 ORG #1FE8
DB 0,"End of Sizif Magic ROM",0 DB 0,"End of Sizif Magic ROM",0
; Variables ; Variables
@ -526,4 +526,4 @@ Ulaplus_pallete:
CSPECTMAP "main.map" CSPECTMAP "main.map"
SAVEBIN "main.bin",0,16384 SAVEBIN "main.bin",0,8192