uzix/zx-sizif-xxs
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-sizif-xxs.git synced 2025-07-19 07:11:28 +03:00
Code Issues Projects Releases Wiki Activity

magic rom: swap panning abc and acb positions

Browse Source
This commit is contained in:
UzixLS
2021-06-18 22:58:24 +03:00
parent ca42c05ce6
commit 6485cd0b97
6 changed files with 16 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
fpga/rtl/magic.sv
View File

@ -21,7 +21,7 @@ module magic(
output reg joy_sinclair,
output reg rom_plus3,
output reg rom_alt48,
output reg mix_abc,
output reg mix_acb,
output reg mix_mono,
output reg divmmc_en
);
@ -72,7 +72,7 @@ always @(posedge clk28 or negedge rst_n) begin
magic_beeper <= 0;
timings <= TIMINGS_PENT;
turbo <= TURBO_NONE;
mix_abc <= 1'b1;
mix_acb <= 0;
mix_mono <= 0;
ram_mode <= RAM_512;
rom_plus3 <= 0;
@ -85,7 +85,7 @@ always @(posedge clk28 or negedge rst_n) begin
8'h01: magic_beeper <= bus.d_reg[0];
8'h02: timings <= timings_t'(bus.d_reg[1:0]);
8'h03: turbo <= turbo_t'(bus.d_reg[1:0]);
8'h04: {mix_mono, mix_abc} <= bus.d_reg[1:0];
8'h04: {mix_mono, mix_acb} <= bus.d_reg[1:0];
8'h05: rom_plus3 <= bus.d_reg[0];
8'h06: rom_alt48 <= bus.d_reg[0];
8'h07: joy_sinclair <= bus.d_reg[0];

14
fpga/rtl/mixer.sv
View File

@ -16,7 +16,7 @@ module mixer(
input [7:0] sd_r0,
input [7:0] sd_r1,
input ay_abc,
input ay_acb,
input mono,
output dac_l,
@ -34,17 +34,17 @@ wire [WIDTH-1:0] dac_next_l =
{sd_l1, 1'b0} +
{ay_a0, 1'b0} +
{ay_a1, 1'b0} +
(ay_abc? ay_b0 : ay_c0) +
(ay_abc? ay_b1 : ay_c1) +
(ay_acb? ay_c0 : ay_b0) +
(ay_acb? ay_c1 : ay_b1) +
{beeper, tape_out, tape_in, 7'b000000}
;
wire [WIDTH-1:0] dac_next_r =
{sd_r0, 1'b0} +
{sd_r1, 1'b0} +
(ay_abc? {ay_c0, 1'b0} : {ay_b0, 1'b0}) +
(ay_abc? {ay_c1, 1'b0} : {ay_b1, 1'b0}) +
(ay_abc? ay_b0 : ay_c0) +
(ay_abc? ay_b1 : ay_c1) +
(ay_acb? {ay_b0, 1'b0} : {ay_c0, 1'b0}) +
(ay_acb? {ay_b1, 1'b0} : {ay_c1, 1'b0}) +
(ay_acb? ay_c0 : ay_b0) +
(ay_acb? ay_c1 : ay_b1) +
{beeper, tape_out, tape_in, 7'b000000}
;
wire [WIDTH-1:0] dac_next_mono =

6
fpga/rtl/top.sv
View File

@ -229,7 +229,7 @@ cpucontrol cpucontrol0(
/* MAGIC */
wire magic_mode, magic_map;
wire divmmc_en, joy_sinclair, rom_plus3, rom_alt48, mix_abc, mix_mono;
wire divmmc_en, joy_sinclair, rom_plus3, rom_alt48, mix_acb, mix_mono;
magic magic0(
.rst_n(usrrst_n),
.clk28(clk28),
@ -252,7 +252,7 @@ magic magic0(
.joy_sinclair(joy_sinclair),
.rom_plus3(rom_plus3),
.rom_alt48(rom_alt48),
.mix_abc(mix_abc),
.mix_acb(mix_acb),
.mix_mono(mix_mono),
.divmmc_en(divmmc_en)
);
@ -365,7 +365,7 @@ mixer mixer0(
.sd_r0(soundrive_r0),
.sd_r1(soundrive_r1),
.ay_abc(mix_abc),
.ay_acb(mix_acb),
.mono(mix_mono),
.dac_l(snd_l),