uzix/zx-sizif-512
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-sizif-512.git synced 2025-07-19 07:11:36 +03:00
Code Issues Projects Releases Wiki Activity

fix compatibility with some BDI addons

Browse Source
This commit is contained in:
Eugene Lozovoy
2024-01-28 20:08:56 +03:00
parent 98bcdc1626
commit 2f83604f96
2 changed files with 15 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
cpld/rtl/ports.sv
View File

@ -10,6 +10,7 @@ module ports(
output d_out_active,
input machine_t machine,
input basic48_paged,
input port_ff_active,
input [7:0] port_ff_data,
input [4:0] kd,
@ -34,12 +35,24 @@ module ports(
/* PORT #FF */
reg trdos;
always @(posedge clk28 or negedge rst_n) begin
if (!rst_n) begin
trdos <= 0;
end
else begin
if (bus.mreq_rise && bus.m1 && bus.a[15:8] == 8'h3D && basic48_paged)
trdos <= 1'b1;
else if (bus.mreq_rise && bus.m1 && (bus.a[15] == 1'b1 || bus.a[14] == 1'b1))
trdos <= 0;
end
end
reg port_ff_rd;
always @(posedge clk28 or negedge rst_n) begin
if (!rst_n)
port_ff_rd <= 0;
else
port_ff_rd <= bus.rd && bus.ioreq && !magic_map && port_ff_active && (machine != MACHINE_S3) && bus.a[7:0] == 8'hFF;
port_ff_rd <= bus.rd && bus.ioreq && !magic_map && !trdos && port_ff_active && (machine != MACHINE_S3) && bus.a[7:0] == 8'hFF;
end

1
cpld/rtl/top.sv
View File

@ -447,6 +447,7 @@ ports ports0 (
.en_sinclair(joy_sinclair),
.machine(machine),
.basic48_paged(basic48_paged),
.port_ff_active(port_ff_active),
.port_ff_data(port_ff_data),
.kd(kd & ps2_kd),