uzix/zx-sizif-128
1
0
Fork 0
mirror of https://github.com/UzixLS/zx-sizif-128.git synced 2025-07-19 07:11:43 +03:00
Code Issues Projects Releases Wiki Activity

cpld: refactor video color signal generation

Browse Source 
assume 28.375MHz Y2 by default
This commit is contained in:
Eugene Lozovoy
2022-07-09 21:38:12 +03:00
parent eb176e4c78
commit c3c105980e
5 changed files with 101 additions and 78 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
cpld/clocks.sdc
View File

@ -1,16 +1,17 @@
create_clock -period 14.4MHz -name {clk_14mhz} [get_ports {clk14}]
create_clock -period 16.1MHz -name {clk_16mhz} [get_ports {clk16}]
create_clock -period 32.1MHz -name {clk_pal} [get_ports {clkpal}]
# clkcpu 3.5
create_generated_clock -name {clkcpu} -divide_by 4 -source [get_ports {clk14}] [get_registers {hc0[1]}]
# int len in turbo = 66
create_generated_clock -name {n_int} -divide_by 64 -source [get_ports {clk14}] [get_registers {n_int~reg0}]
create_generated_clock -name {hsync1} -divide_by 64 -source [get_ports {clk14}] [get_registers {hsync1}]
create_generated_clock -name {chroma_carrier} -divide_by 6 -source [get_ports {clkpal}] [get_registers {chroma_gen:*|carrier[16]}]
# chroma carrier (4.43MHz)
create_generated_clock -name {chroma_carrier} -divide_by 3 -source [get_ports {clk16}] [get_registers {*:chroma_gen1|carrier[14]}]
# All these transitions happens when carrier is inactive, so no any glitches will be visible
set_false_path -from [get_registers {chroma_gen:*|burst_cnt[3]}] -to [get_registers {chroma_gen:*|out_carrier}]
set_false_path -from [get_registers {chroma_gen:*|oddeven}] -to [get_registers {chroma_gen:*|out_carrier}]
set_false_path -from [get_registers {hsync1}] -to [get_registers {chroma_gen:*|burst_cnt[*]}]
set_false_path -from [get_registers {r~reg0}] -to [get_clocks {clk_16mhz}]
set_false_path -from [get_registers {g~reg0}] -to [get_clocks {clk_16mhz}]
set_false_path -from [get_registers {b~reg0}] -to [get_clocks {clk_16mhz}]
set_false_path -from [get_registers {hsync1}] -to [get_clocks {chroma_carrier}]
set_false_path -from [get_registers {r~reg0}] -to [get_registers {chroma_gen:*}]
set_false_path -from [get_registers {g~reg0}] -to [get_registers {chroma_gen:*}]
set_false_path -from [get_registers {b~reg0}] -to [get_registers {chroma_gen:*}]
set_false_path -from [get_registers {i~reg0}] -to [get_registers {chroma_gen:*}]