mirror of
https://github.com/UzixLS/zx-sizif-128.git
synced 2025-07-19 07:11:43 +03:00
update firmware
1. quartus 13 may be used for build now; 2. fix small border offset; 3. fix too fast flashing with attribute bit 7.
This commit is contained in:
16
cpld/clocks.sdc
Normal file
16
cpld/clocks.sdc
Normal file
@ -0,0 +1,16 @@
|
||||
create_clock -period 14.4MHz -name {clk_14mhz} [get_ports {clk14}]
|
||||
create_clock -period 16MHz -name {clk_16mhz} [get_ports {clk16}]
|
||||
|
||||
# clkcpu 3.5
|
||||
create_generated_clock -name {clkcpu} -divide_by 4 -source [get_ports {clk14}] [get_registers {hc0[1]}]
|
||||
|
||||
# int len in turbo = 66
|
||||
create_generated_clock -name {n_int} -divide_by 64 -source [get_ports {clk14}] [get_registers {n_int~reg0}]
|
||||
|
||||
# chroma carrier
|
||||
create_generated_clock -name {chroma_carrier} -divide_by 6 -source [get_ports {clk16}] [get_registers {*:chroma_gen1|carrier[14]}]
|
||||
|
||||
set_false_path -from [get_registers {r~reg0}] -to [get_clocks {clk_16mhz}]
|
||||
set_false_path -from [get_registers {g~reg0}] -to [get_clocks {clk_16mhz}]
|
||||
set_false_path -from [get_registers {b~reg0}] -to [get_clocks {clk_16mhz}]
|
||||
set_false_path -from [get_registers {hsync1}] -to [get_clocks {chroma_carrier}]
|
Reference in New Issue
Block a user