Files
zx-multisound/cpld/syn/clocks.sdc
2022-11-25 19:23:57 +03:00

6 lines
225 B
Tcl

create_clock -period 32.1MHz -name {clk_32mhz} [get_ports {clk32}]
create_generated_clock -name {clk12} -divide_by 2 -source [get_ports {clk32}] [get_registers {clk12_cnt[2]}]
set_false_path -from [get_ports {cfg[*]}]