mirror of
https://github.com/UzixLS/pc-kharon-386.git
synced 2025-07-19 07:11:24 +03:00
wip pcb rev.A (almost done now)
This commit is contained in:
File diff suppressed because it is too large
Load Diff
@ -69,6 +69,7 @@
|
|||||||
"drill_out_of_range": "error",
|
"drill_out_of_range": "error",
|
||||||
"duplicate_footprints": "warning",
|
"duplicate_footprints": "warning",
|
||||||
"extra_footprint": "warning",
|
"extra_footprint": "warning",
|
||||||
|
"footprint_type_mismatch": "error",
|
||||||
"hole_clearance": "error",
|
"hole_clearance": "error",
|
||||||
"hole_near_hole": "error",
|
"hole_near_hole": "error",
|
||||||
"invalid_outline": "error",
|
"invalid_outline": "error",
|
||||||
@ -87,6 +88,7 @@
|
|||||||
"silk_over_copper": "error",
|
"silk_over_copper": "error",
|
||||||
"silk_overlap": "error",
|
"silk_overlap": "error",
|
||||||
"skew_out_of_range": "error",
|
"skew_out_of_range": "error",
|
||||||
|
"through_hole_pad_without_hole": "error",
|
||||||
"too_many_vias": "error",
|
"too_many_vias": "error",
|
||||||
"track_dangling": "warning",
|
"track_dangling": "warning",
|
||||||
"track_width": "error",
|
"track_width": "error",
|
||||||
@ -113,7 +115,8 @@
|
|||||||
"min_via_annular_width": 0.049999999999999996,
|
"min_via_annular_width": 0.049999999999999996,
|
||||||
"min_via_diameter": 0.39999999999999997,
|
"min_via_diameter": 0.39999999999999997,
|
||||||
"solder_mask_clearance": 0.0,
|
"solder_mask_clearance": 0.0,
|
||||||
"solder_mask_min_width": 0.0
|
"solder_mask_min_width": 0.0,
|
||||||
|
"use_height_for_length_calcs": true
|
||||||
},
|
},
|
||||||
"track_widths": [
|
"track_widths": [
|
||||||
0.0
|
0.0
|
||||||
@ -310,6 +313,7 @@
|
|||||||
],
|
],
|
||||||
"rule_severities": {
|
"rule_severities": {
|
||||||
"bus_definition_conflict": "error",
|
"bus_definition_conflict": "error",
|
||||||
|
"bus_entry_needed": "error",
|
||||||
"bus_label_syntax": "error",
|
"bus_label_syntax": "error",
|
||||||
"bus_to_bus_conflict": "error",
|
"bus_to_bus_conflict": "error",
|
||||||
"bus_to_net_conflict": "error",
|
"bus_to_net_conflict": "error",
|
||||||
@ -366,7 +370,7 @@
|
|||||||
}
|
}
|
||||||
],
|
],
|
||||||
"meta": {
|
"meta": {
|
||||||
"version": 0
|
"version": 2
|
||||||
},
|
},
|
||||||
"net_colors": null
|
"net_colors": null
|
||||||
},
|
},
|
||||||
@ -382,6 +386,7 @@
|
|||||||
"page_layout_descr_file": ""
|
"page_layout_descr_file": ""
|
||||||
},
|
},
|
||||||
"schematic": {
|
"schematic": {
|
||||||
|
"annotate_start_num": 0,
|
||||||
"drawing": {
|
"drawing": {
|
||||||
"default_bus_thickness": 12.0,
|
"default_bus_thickness": 12.0,
|
||||||
"default_junction_size": 40.0,
|
"default_junction_size": 40.0,
|
||||||
@ -395,20 +400,24 @@
|
|||||||
"intersheets_ref_show": false,
|
"intersheets_ref_show": false,
|
||||||
"intersheets_ref_suffix": "",
|
"intersheets_ref_suffix": "",
|
||||||
"junction_size_choice": 3,
|
"junction_size_choice": 3,
|
||||||
|
"label_size_ratio": 0.3,
|
||||||
"pin_symbol_size": 25.0,
|
"pin_symbol_size": 25.0,
|
||||||
"text_offset_ratio": 0.3
|
"text_offset_ratio": 0.3
|
||||||
},
|
},
|
||||||
"legacy_lib_dir": "",
|
"legacy_lib_dir": "",
|
||||||
"legacy_lib_list": [],
|
"legacy_lib_list": [],
|
||||||
"meta": {
|
"meta": {
|
||||||
"version": 0
|
"version": 1
|
||||||
},
|
},
|
||||||
"net_format_name": "",
|
"net_format_name": "",
|
||||||
"ngspice": {
|
"ngspice": {
|
||||||
|
"fix_include_paths": true,
|
||||||
|
"fix_passive_vals": false,
|
||||||
"meta": {
|
"meta": {
|
||||||
"version": 0
|
"version": 0
|
||||||
},
|
},
|
||||||
"model_mode": 0
|
"model_mode": 0,
|
||||||
|
"workbook_filename": ""
|
||||||
},
|
},
|
||||||
"page_layout_descr_file": "",
|
"page_layout_descr_file": "",
|
||||||
"plot_directory": "",
|
"plot_directory": "",
|
||||||
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -44,8 +44,8 @@
|
|||||||
"silk_text_thickness": 0.13999999999999999,
|
"silk_text_thickness": 0.13999999999999999,
|
||||||
"silk_text_upright": false,
|
"silk_text_upright": false,
|
||||||
"zones": {
|
"zones": {
|
||||||
"45_degree_only": false,
|
"45_degree_only": true,
|
||||||
"min_clearance": 0.0
|
"min_clearance": 0.6
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
"diff_pair_dimensions": [
|
"diff_pair_dimensions": [
|
||||||
|
@ -11140,7 +11140,7 @@
|
|||||||
(property "Value" "VGA Config" (id 1) (at 214.63 140.9446 0)
|
(property "Value" "VGA Config" (id 1) (at 214.63 140.9446 0)
|
||||||
(effects (font (size 1 1)))
|
(effects (font (size 1 1)))
|
||||||
)
|
)
|
||||||
(property "Footprint" "Button_Switch_THT:SW_DIP_SPSTx02_Slide_9.78x7.26mm_W7.62mm_P2.54mm" (id 2) (at 214.63 147.955 0)
|
(property "Footprint" "Button_Switch_THT:SW_DIP_SPSTx02_Slide_6.7x6.64mm_W7.62mm_P2.54mm_LowProfile" (id 2) (at 214.63 147.955 0)
|
||||||
(effects (font (size 1.27 1.27)) hide)
|
(effects (font (size 1.27 1.27)) hide)
|
||||||
)
|
)
|
||||||
(property "Datasheet" "~" (id 3) (at 214.63 147.955 0)
|
(property "Datasheet" "~" (id 3) (at 214.63 147.955 0)
|
||||||
@ -15605,7 +15605,7 @@
|
|||||||
(reference "R37") (unit 1) (value "4.7k") (footprint "Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder")
|
(reference "R37") (unit 1) (value "4.7k") (footprint "Resistor_SMD:R_0603_1608Metric_Pad0.98x0.95mm_HandSolder")
|
||||||
)
|
)
|
||||||
(path "/46d8c6f2-9c28-4bc8-bf83-68eb4225e4b8"
|
(path "/46d8c6f2-9c28-4bc8-bf83-68eb4225e4b8"
|
||||||
(reference "SW1") (unit 1) (value "VGA Config") (footprint "Button_Switch_THT:SW_DIP_SPSTx02_Slide_9.78x7.26mm_W7.62mm_P2.54mm")
|
(reference "SW1") (unit 1) (value "VGA Config") (footprint "Button_Switch_THT:SW_DIP_SPSTx02_Slide_6.7x6.64mm_W7.62mm_P2.54mm_LowProfile")
|
||||||
)
|
)
|
||||||
(path "/e9bb9582-e2bc-46cd-b4a2-96539521344a"
|
(path "/e9bb9582-e2bc-46cd-b4a2-96539521344a"
|
||||||
(reference "U1") (unit 1) (value "74HC4050") (footprint "Package_SO:SO-16_3.9x9.9mm_P1.27mm")
|
(reference "U1") (unit 1) (value "74HC4050") (footprint "Package_SO:SO-16_3.9x9.9mm_P1.27mm")
|
||||||
|
Reference in New Issue
Block a user