Update PCB.

Make differencial USB trace.
Move alloy to silk layer.
Set Rezonit DRC rules.
This commit is contained in:
Alexander Kirichenko
2017-09-26 15:43:16 +05:00
parent 557253d14b
commit 3c8729cf8f

Binary file not shown.