uzix/TSConf_MiST
1
0
Fork 0
mirror of https://github.com/UzixLS/TSConf_MiST.git synced 2025-07-18 14:51:25 +03:00
Code Issues Packages Projects Releases Wiki Activity

Version update.

Browse Source
This commit is contained in:
sorgelig
2018-08-21 21:33:33 +08:00
parent c9d6dd85c1
commit 7aaa1db5e3
2 changed files with 2 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
TSConf.qsf
View File

@ -373,10 +373,7 @@ set_global_assignment -name VERILOG_FILE src/cpu/zmem.v
set_global_assignment -name VERILOG_FILE src/cpu/zmaps.v set_global_assignment -name VERILOG_FILE src/cpu/zmaps.v
set_global_assignment -name VERILOG_FILE src/cpu/zint.v set_global_assignment -name VERILOG_FILE src/cpu/zint.v
set_global_assignment -name VERILOG_FILE src/cpu/zclock.v set_global_assignment -name VERILOG_FILE src/cpu/zclock.v
set_global_assignment -name VERILOG_FILE src/cpu/cache_data.v set_global_assignment -name VERILOG_FILE src/rtc/mc146818a.v
set_global_assignment -name VERILOG_FILE src/cpu/cache_addr.v
set_global_assignment -name VHDL_FILE src/rtc/CMOS.vhd
set_global_assignment -name VHDL_FILE src/rtc/mc146818a.vhd
set_global_assignment -name VHDL_FILE src/sound/soundrive.vhd set_global_assignment -name VHDL_FILE src/sound/soundrive.vhd
set_global_assignment -name QIP_FILE src/sound/jt12/jt12.qip set_global_assignment -name QIP_FILE src/sound/jt12/jt12.qip
set_global_assignment -name SYSTEMVERILOG_FILE src/sound/ym2149.sv set_global_assignment -name SYSTEMVERILOG_FILE src/sound/ym2149.sv
@ -395,12 +392,6 @@ set_global_assignment -name VERILOG_FILE src/video/video_ports.v
set_global_assignment -name VERILOG_FILE src/video/video_out.v set_global_assignment -name VERILOG_FILE src/video/video_out.v
set_global_assignment -name VERILOG_FILE src/video/video_mode.v set_global_assignment -name VERILOG_FILE src/video/video_mode.v
set_global_assignment -name VERILOG_FILE src/video/video_fetch.v set_global_assignment -name VERILOG_FILE src/video/video_fetch.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_vmem.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_tsline1.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_tsline0.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_tmbuf.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_sfile.v
set_global_assignment -name VERILOG_FILE src/video/mem/video_cram.v
set_global_assignment -name VERILOG_FILE src/video/video_top.v set_global_assignment -name VERILOG_FILE src/video/video_top.v
set_global_assignment -name VHDL_FILE src/keyboard.vhd set_global_assignment -name VHDL_FILE src/keyboard.vhd
set_global_assignment -name VERILOG_FILE src/kempston_mouse.v set_global_assignment -name VERILOG_FILE src/kempston_mouse.v

2
TSConf.sv
View File

@ -128,7 +128,7 @@ localparam CONF_STR = {
"-;", "-;",
"R0,Reset and apply settings;", "R0,Reset and apply settings;",
"J,Fire 1,Fire 2;", "J,Fire 1,Fire 2;",
"V,v1.10.",`BUILD_DATE "V,v1.20.",`BUILD_DATE
}; };
wire [27:0] CMOSCfg; wire [27:0] CMOSCfg;